consumption, the articles included here span both design and test aspects of chip and system design, and highlight the interplay between design and test solutions.
This special issue solicitation received many highquality submissions; unfortunately, as a result of the tight review and publication schedule, we have been unable to accommodate all these papers in the special issue. Some of these papers are currently under revision for possible publication as articles in future issues of D&T.
I thank Swarup and Rahul serving as guest editors, the authors for their contributions, and the reviewers for their due diligence and adherence to the tight review schedule. I hope you will find this special issue useful and interesting. 
